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ABSTRACT
A need was recognized for the development of a
hardware independent simulator for the Geometric Arithmetic
Parallel Processor, or GAPP.

This simulator would allow

the user to test algorithms targeted to GAPP systems using
readily available personnel computers.

The development of

the simulation, a GAPP Instruction Simulator or GIS, is the
basis of this research report.
This report includes a discussion of earlier parallel
processors of similar type to the GAPP, a discussion of the
GAPP's operation and instructions, and illustrations of
GAPP applications.

The report focuses on the GAPP

Instruction Simulator with a discussion of its operation
and a listing of the software implementation.
The GIS software was compiled and test executed with
results discussed in the conclusi~n of this report.

The

GIS provides a useful simulator for GAPP application design
testing without having GAPP hardware available.
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CHAPTER 1

INTRODUCTION
Geometric parallel processors have had long proven
performance for increasing data throughput rates in
specialized applications.

A geometric parallel processor

is one which the processing elements are arranged
geometrically, such as in a matrix-like array.

A geometric

parallel processor can provide a powerful computational
tool for such applications as array manipulations, bit
pattern recognition, and digital filters.
Earlier geometric parallel processors provide good
examples of parallel architectures.

Examples of these

processors are the Am2903, Illiac IV, and STARAN.

The

recent Geometric Arithmetic Parallel Processor chip (GAPP)
has put geometric parallel processing on a microprocessor
scale.

The GAPP chip contains 72 bit processing elements,

and the chip may be cascaded together with other chips.
This report describes the GAPP Instruction Simulator,
or GIS, and its program requirements for operation.
operations and instructions for the GIS system are
demonstrated.

The

CHAPTER II

EARLY SYSTOLIC ARCHITECTURES
Three early parallel array processors and systems are
focused on.

The GAPP processors falls under the category

of a Single Instruction Multiple Data computer or SIMD. The
GAPP is made up of identical multiple processing elements
or PEs.

Each PE is connected to its closest neighbor for

the purpose of passing data.

Three other architectures are

very similar in principles and design to the GAPP, and will
be discussed. They are the Am2903 bit slice processor, the
Illiac IV parallel array system, and the STARAN associative
array processor.
Am2903
The Am2903 is a four bit cascadable microprocessor
with microinstruction input.

The Am2903 consists of 16

four bit registers, any two of which can input into the ALU
(Figure 1).
the ALU.

Input from the outside can also be used with

Further, the Am2903 contains a

Q

register for the

purpose of multiplication (White 1981, 127).
The Am2903 designed in 1976 is a simple architecture
in terms of what it can do, and it is important because of
its flexibility and cascade ability.
2

For example, eight
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Block Diagram of AM2903 Bit Slice
Processor (White 1981, 127).
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chips may be connected together giving it a 32 bit word.
The Am2903 must be supported by a microprogram sequencer
and control logic.
Illiac IV
The Illiac IV is a large parallel array system
developed in the 1960s.
elements or PEs.

It contains 64 separate processing

Each PE is 64 bits long and capable of

doing floating point operations in hardware.

Each PE has

associated with it 2K by 64 bits of memory (Figure 2).
The Illiac IV is a stand-alone computer because of its
control unit (CU).

The control unit is a scalar computer,

and it also feeds instructions to the 64 PEs.

Each PE may

be disabled which disable instructions in the PE.

The CU

can process scalar functions in parallel with the 64 PEs
processing vector functions.
The PEs are connected to each other in an 8 by 8
array.

Each PE (0-63) can connect to four other PEs for

the purposes of passing data between each other.

tor

example, PE 1 can connect to PEs 57, 2, 9, and 0,

The PE

can also handle data of 48, 32, 24, and 8 bit units
(Siewiorek 1982, 308),
Because of its flexibility, there are many
applications for the Illiac.

One of these applications is

statistical processing where large arrays of numbers must
be multiplied or added together hundreds of times.
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STARAN
The STARAN is an associative array processor designed
in 1981.

It has an associative array memory of 256 words.

Each word is 256 bits long (Figure 3).

Each of the 256 bit

columns has a one bit processing element.
Associative memory is a type of content addressable
memory.

If a data word is to be searched for, each bit of

the data word is loaded into a separate PE.

All bits in

memory are then compared at once to the word in the PE.
For each word that matches in memory, a corresponding tag
bit is set.

The tag bits may then be used as a mask so

that operations may only be performed on the matched words.
The associative memory can be accessed in two ways.
First, the control logic unit of the STARAN can access
memory in a standard word configuration.

It can read/write

to any one of the 256 words of the array or any part of
the 256 bit word.

This is done to load memory so that the

PEs can work on the bits in parallel.

Second, each of the

256 PEs can access memory in a parallel bit arrangement.
This access may be masked by the M register of the PEs.
The 256 PEs may be viewed as several long registers and
ALUs (Figure 3) (Siewiorek 1982, 318).
Each PE has two similar registers X and Y.
and Y have an ALU associated with them.

Both X

The X ALU has two

inputs, the current state of X and a bit slice of memory.
The X register is loaded with the current value of the ALU.

7
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STARAN Block Diagram (Siewiorek
1982, 318).
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Figure 4. Addition On STARAN. A and Bare
added together to get C.
256 of these bit
serial additions may be done in parallel
(Siewiorek, 1982, 320).
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The Y register works in the same way, and the X and Y ALUs
may operate in parallel (Siewiorek, 1982, 319).
The following is an example of addition of two arrays
which contain columns of numbers.
column is N bits long.

Each number in the

A typical row in the columns is

memory word K (Figure 4).

The numbers A and Bare stored

in a part of word K, and the result C is also stored in
word K.

A loop of N times would be necessary to perform

the addition of A and B.

At the same time, 256 separate

additions in the columns may be done in parallel.
The STARAN shifts bits in the PEs with the Flip
Network.

It may perform one multi-bit shift in multiples

of 2 to the power of N bits. This shift is done in one
instruction cycle (Siewiorek 1982, 320).

CHAPTER III

GAPP
The GAPP, or Geometric Arithmetic Parallel Processor
is a bit array chip very similar to the STARAN.

The GAPP

is a single chip processor capable of being cascaded
together both vertically and horizontally.

This chip does

not contain any instruction control logic.
Description
A single GAPP chip consists of 72 processing elements
(PE).

Each PE contains 4 one bit registers.

are labeled CM, NS, EW, and C (Figure 5).

The registers

Each PE contains

a full adder and its own RAM.
The 72 PEs are connected in a 6 by 12 array fashion.
PE 11 connects to PEs 1, 12, 21, and 10.

Each PE passes

data to its neighbors and to other cascaded chips in three
ways.

The first is the East/West register (EW) which can

shift in both an

east and west direction.

The second is

the North/South register (NW) which can shift in both a
north and south direction.

The third is the CM register

which can shift data in a north direction.
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Table 1 .
Register

Instruction Set For
Mnemonic

CM

CM . - CM
CM . - RAM
CM . - CMS
CM . - 0

NS

NS
NS
NS
NS
NS
NS
NS

EW

C

RAM

. - NS
: = RAM
:= N
.

- s

: = EW
:= C
.

-

0

EW . - EW
EW . - RAM
EW . - E
EW . - w
EW . - NS
EW . - C
EW . - 0
C
C
C
C
C
C
C
C

- C
: = RAM
: = NS
. - EW
. - CY
. - BW
:= 0
:= 1

.

Read
RAM . - CM
RAM . - C
RAM : = SM

the GAPP (NCR 1987,
Description

Micro NOP
Load CM from RAM
Move from CMS into CM
Load zero into CM
Micro NOP
Load NS from RAM
Move from N into NS
Move from s into NS
Move from EW into NS
Move from C into NS
Load zero into NS
Micro NOP
Load EW from RAM
Move from E into EW
Move from w into EW
Move fr om NS into EW
Move fr om C into EW
Load zero into EW
Micro NOP
Load C from RAM
Move from NS into C
Move from EW into C
Load C from Carry
Load C from Borrow
Load zero into C
Load one into C
Read
Load
Load
Load

from RAM
RAM from CM
RAM from C
RAM from Sum

II

7) .
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Instructions
Each of the four registers and a write operation may
function in parallel with no conflict.

This gives a total

of five commands which the user may execute in a single
instruction cycle (Table 1).
Applications
The GAPP chip has applications in the following areas:
pattern recognition, image processing, parallel data
processing, and as an associative processor (NCR 1987, 1).
The pattern recognition of a series "110" is a
straightforward demonstration of the GAPP's logical
capabilities.

If a pattern of "110"

sent to the output memory.

is detected, a "1" is

The input example is an array

of six rows of eight bits (Figure 6) (Davis 1984, 213).
Output plane

Input plane
row
1
2
3
4

5
6

0 1 1 0 0
1 1 1 1 0
1 1 1 0 1
1 0 1 0 1
1 1 0 1 1
1 1 0 0 0
1.
2•

3.
4.
5•
6.
7.

1 1 0
0 0 0
1 0 0
0 1 1
0 1 1
1 1 1

EW . - RAM ( 0);
EW . - E;
NS :=EW, EW: =E, C:=0;
NS - RAM ( 0) , C . - CY;
EW . - C, c·-- 0;
C . - BW;
RAM(l) . - C;

.

Figure 6.

.

0
0
0
0
0
0

0
0
0
0
0
0

1 0
0 1
1 0
0 0
0 0
1 0 0

0
0
0
0
1

0
0
0
0

0 1
0 0
1 0
0 0
1 0 0
0 0 0

Load pattern into EW reg.
Shift EW reg. right
CY <- NS and EW when C=0
Load NS with pattern
BW <- NS' and EW when C=0
write output pattern

Pattern Detection (Davis 1984, 213).
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The next example is a digital filter.

A digital

signal of two "1" or two "0" must come together.

If there

is a "01" or "10" pattern, then an error has occurred, and
it must be corrected.

Figure 7 is an example of sample

data and the GAPP instructions to filter the input signal.

Input stream:
stored at RAM(0)
1 1 0 0 1 0 1 1 0 0 0 1 1 1 1 1 0 1 1 1 1 0 1 1
Output stream:
stored at RAM(3)
1 1 0 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 0 0 1 1
Pattern to determine first and second bit:

RAM(l)

1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
1.
2•
3•

4.

5.
6•

7.

Get 1st and 2nd pattern
Load input signal
BW <- NS' & EW
Shift EW reg. left
save C in RAM(2)
C : = CY, EW :=RAM(2), NS:=0; CY<- EW & NS
BW <- EW + C
C := BW;
write output pattern
RAM ( 3) : = C;
NS := RAM(l),
C .- 0;
EW := RAM(0);
C := BW;
RAM(2) := C, C:=0, EW:= W;

Figure 7.

Digital Filter.

CHAPTER IV

INSTRUCTION SIMULATOR
With the expensive cost of a GAPP system, and the lack
of debugging tools for the GAPP system, a need existed for
a GAPP Instruction Simulator (GIS) to run on a personnel
computer.

The GIS simulates the instruction set of the

GAPP processor (Table 1).

The GIS simulates two GAPP chips

cascaded together and uses a simple control language
resembling Pascal.

The control language allows branching

and looping of the GAPP instructions.

Furthermore, the

GAPP Instruction Simulator includes special commands to
look at the present state of the GAPP registers and RAM
memory.

The most important of these commands is for the

terminal display of memory, which allows the operator to
examine an entire array of data instantly.
Operation
The GIS operates like an interpreter.

It is written

in Turbo Pascal language, and it runs on an IBM PC
computer.

The GAPP Instruction Simulator reads a set of

GIS instructions which include the actual GAPP instructions
(Table 1).

- 14
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The GIS will initially read from a file a list of
numbers to load the GAPP's 128 by 144 bit memory
representing the two chips.

There are 144 bits in a word.

The GIS breaks this up into twelve integers of 12 bits
each, for loading of the GAPP memory.

Moreover, it is how

the GIS will display memory, and how it will display the
seven registers (CM, NS, EW, C, SM, CY, and BW).
After the GIS reads all the instructions, it will read
and load the GAPP memory file.
memory may be loaded.

All or any part of the

The load file contains optional

addresses from Oto 127.

The addresses are followed by

twelve integers representing the bit pattern for that word.
For example, to load a twelve bit binary pattern of
"000000011000" into ram locations five and six, the
following would be entered in the file.

The phrase "$18"

represents a hexidecimal number.
A5 $18 $18 $18 $18 $18 $18 $18 $18 $18 $18 $18 $18
$18 $18 $18 $18 $18 $18 $18 $18 $18 $18 $18 $18
Instructions
The instructions in GIS fall into three categories
GAPP instructions, control commands, and special commands.
GAPP instructjons are shown in Table 1.

GIS has the

following commands: FOR; WHILE; IF THEN ELSE; and an
assignment statement.
in nature (Appendix A).

These commands are similar to Pascal
The special commands are as

16
follows:

PRINT REG; PRINT MEM; SHOW MEM; INC; DEC; and

ROTATE.
The PRINT REG statement prints out a select group of
the seven registers.

The PRINT MEM statement lists a

select group of memory addresses.

While the PRINT MEM

statement lists GAPP memory as groups of twelve numbers,
the SHOW MEM statement displays GAPP memory in graphic
pixel formation.
The INC statement aids in memory references made to
GAPP memory.

If a GAPP memory reference is made inside a

loop, an INC statement will increment by one the memory
address of the previous GAPP instruction.

This is done

each time a memory reference is encountered in the loop.
The DEC statement works in the same manner except the GAPP
memory address is decremented by one for each encounter.
The ROTATE statement works with the EW register of the
GAPP.

When the EW outputs of a GAPP chip are not connected

to any inputs, an EW register shift (EW := E) will loose a
bit.

When the ROTATE statement is enabled, the ordinarily

lust bit will go to the PE in the row below the PE where
the bit is coming from.

This allows 144 bits (with two

GAPP chips) to be shifted as on word.

When the ROTATE

statement is not used, the word length for a shift is 12
bits.
Figure 8 is a sample GIS program.

The program lqads a

memory word from location zero, and it performs an "or"

17
operation with location five.
memory location ten.

The result is loaded into

The program does this five times, and

increments each memory location after it is accessed.
*FOR I := 1 TO 5 DO;
NS : = RAM ( 0 ) ;
*INC;
EW := RAM(5);
C:=1;
*INC;
C := CY;
$PRINT REG,$32;
RAM ( 1 0 ) . - C ;
*INC;
*END;
END;
Figure 8.

Loop 5 times
load NS reg. with rarn(0)
increment previous memory
CY<- NS+ EW when C = 1
load C reg. with carry
look at NS, EW, CY reg.
write C to rarn(l0)
end FOR statement
stop program

Example GIS Program.

CHAPTER V

CONCLUSION
Early parallel architectures provide a good
understanding of the principles of the GAPP operations.
The GAPP chip does not present any new concepts over the
earlier STARAN and Illiac IV computers except possibly for
its cascade ability.

The big advantage is that the GAPP is

a microprocessor where the STARAN and Illiac ar~ main frame
type computers.
The GAPP provides for many different applications.
The biggest of these is real time data applications.

Some

specific real time applications are image recognition,
image enhancement, and digital pattern recognition.
The GIS program lets simulation of two cascaded GAPP
chips to take place.

GIS also provides control language

for looping and decision making inside GAPP instructions.
Th e ROTATE statement which is a special feature of GIS,
provides two different hardware shifts.

The type of shift

is an important concept in designing the GAPP chip to do a
particular application, and is always required when the
GAPP is used for image processing.

JS

APPENDICES

APPENDIX A
GAPP INTERPRETER SIMULATOR INSTRUCTIONS
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Some general rules that apply to all GIS instructions
are as follows.
Instructions must end with a";".
Only one instruction may be on a line.
Any text after the";" is treated as a comment.
Last line of the program must be the statement
"End;".
Instructions may either be in lower or upper case
letters or both.
GAPP Instructions
GAPP instruction may be any of the instructions in
Table 1.
line.

Five of the instructions may be placed on one

Each of the four registers may have an operation

plus a ram operation.
1.
2.
3.

Some examples are as follows:

CM := 0;
NS := EW, EW := E, C := BW, RAM(0) := SM;
NS :=RAM(99);
EW :=NS: C :=0;
C:=CY;

Each register load must be separated by a
the register loads appear in is optional.

II

,

II

.

The order

In the first

instruction, all four registers are loaded, and a memory
write is performed ( RAM(0) :=SM).

Also the NS register

is loaded with the EW register; at the same time, the EW
register is shifted East.

These two register operations do

not interfere with each other.
three registers are loaded.

In the second instruction,

The NS register is loaded from

memory position 99.

In the third instruction, only the C

register is loaded.

The other three registers are left in

the same state.

22

Control Commands
Control commands must be prefaced by a"*"·

The"*"

must be in column one of the command to help GIS decide
which type of command is coming.

All GIS commands may be

nested inside each other.
Assignment Statement
An assignment statement may have two operands and may
have the following operators "+","-","*", and"/".

The

first operand must be a variable and the second a constant
if two operands are to be used.
up to four characters long.

Operand variables may be

Some examples follow.

*JJl := KKl;
*N := M * 2;
*VAL := 2000;
FOR Statement
The for statement has the following format.

Where

"var" is a variable, and "var_kl" and "var_k2" are either
constants or variables.
var_kl <= var_k2

*FOR var:= var_kl TO var_k2 DO;
{ block of statement(s) }
*END;
IF THEN Statement

If the expression "var comp val" is true the block
of statements will be executed.

The phrases "var" and

"val" are any variable or constant.
one of the following symbols:

The phrase "comp" is

"< >"' "-"
- '

II<

fl '

II)

fl '

"<=It'

23
II):

fl•

The phrase "val" may also be a GAPP RAM value or REG

(register) value.

The RAM value may be indexed as RAM(i,j)

where "i" may be from Oto 127, and
from Oto 11.

"j" may be a value

The REG value may be indexed as REG(i,j).

The variable "i" may be a value from 1 to 7.

This value

represents the GAPP registers CM, NS, EW, C, SM, CY, and BW
respectfully. The variable "j" may be a value from Oto 11.
*IF var comp val THEN
{ block of statement(s) }
*END;
IF THEN ELSE Statement
The form of the IF THEN ELSE statement is as follows .
*IF var comp val THEN;
{ block 1 of statement(s)
*ELSE;
{ block 2 of statement(s)
*end;

}
}

The "var comp val" expression may take on the same values
as the IF THEN statement.
WHILE Statement
The WHILE statement repeats the block of statements
until the "var comp val" expression takes on the same
values as the IF THEN statement.
the following form.
*WHILE var comp val DO;
{ block of statement(s)
*END;

}

The WHILE statement has

24

INC and DEC Statement
INC (increment) and DEC (decrement) statements add one
and subtract one from the previous GAPP memory reference.
The INC and DEC statement must be placed directly after the
memory reference statements.
*FOR i := 1 TO 5 DO;
EW := RAM(5);
*INC;
*END;

loop 5 times
load EW <- RAM(5,6,7,8,9)
increment previous address
end FOR loop

In the preceding example, EW will be loaded with
location five the first time through the FOR loop.

The

second time through, EW will be loaded with memory
location, and the last time through, EW will be loaded with
memory location nine.
Special Commands
Special commands must be prefaced by a "$".

The "$"

must be place in column one of the the commands.

Special

commands may be placed any where in the GIS program.
PRINT REG statement
The PRINT REG statement displays on the screen a
select group of the seven registers ( CM, NS, EW, C, SM,
CY, and, BW).

Any or all of these registers may be

displayed by specifying a hexidecimal number.

Some

examples are:
$PRINT REG,$78;
$PRINT REG,$32;
$PRINT REG,$7F;

Register Selected
CM, NS, EW, C
NS, EW, CY
Display all registers

25
PRINT HEM Statement
The PRINT MEM statement displaies GAPP memory.
statement as the following form.

The

where " beg,in ° is the

$PRINT MEM, begin, end;
beginning address of memory, and
address of memory.

11

'end n is the endi.ng

Memory ranges from address Oto 127.

Each word of memory is printed out as twelve integers.
These integers may range from Oto FFF hexidecimal.
SHOW MEM Statement
SHOW MEM displays memory as the print mem does except
the memory is displayed graphicly.
memory words are displayed.
as follows.
$SHOW MEM;

Only the first ninety

The form of the statement is

APPENDIX B
GIS SAMPLE PROGRAMS
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The following program adds GAPP memory row 0 with the
memory row 1 ' and stores the result in memory row 2 .

This

is done on a 12 bit word.
ENTER NAME OF GAPP PROGRAM INPUT FILE
MY-FILE
{ GIS PROGRAM }
ENTER NAME OF MEMORY (RAM) INITIAL LOAD FILE
MY-DATA
{ GIS DATA }
a0

2000
1000

6

14

100
400

50 44
50 56

1
2

500
5

$PRINT MEM,0,3;
NS . - RAM ( 0) ;
C . - 0'
:=
RAM(l);
EW
*for i . - 1 to 12 do;
RAM(2) := SM;
C := CY,
NS : = RAM ( 2);
EW : = C'
C . - 0;
EW := w,
*END;
$PRINT REG,$3E;
$PRINT MEM,0,2;
end;
0
ADDR
0
2000
1000
1
0
2

1
6
14
0

2
100
400
0

3
50
50
0

0
0

0
7

2
2

c,

NS, EW,

2

CY

SM,

4
44
56
0

5

6

9

A

500
5
0

7
0
0
0

8

1
2
0

0
7
0

2

3

1
20
0
0
20
0

3
2
500 100
0
0
0
0
500 100
0
0

4
100
0
0
100
0

5
3
0
0
3
0

6
505
0
0
505
0

7
0
0
0
0
0

ADDR
0
0
2000
1
1000
2
3000

1

3
2
100 50
400 50
500 100

4
44
56
100

5
1

6

7
0
0
0

6

8

2

EW <- CY * 2
NS <- SM

REG
0
NS 3000
EW
0
C
0
SM 3000
CY
0

14
20

3

2

3

500
5
505

2

2

B
8
2

0

0

0

8

9

A

7
0
0
7
0

4
0
0
4
0

0 0
0 0
5 10
0 0

8

9

A

0

2
2
4

3

7
7

B
5 10

B
8

2 2
5 10

APPENDIX C
GIS PROGRAM LISTING

29

{$k-}
PROGRAM GAPP;
TYPE
V5T = ARRAY[l .. 5,1 .. 8] of byte;
str = string[20];
stack= array[l .. 20] of integer;
CONST
Vl: array[l .. 15] of string[3] =('CM' ,'NS','EW','C','RAM',
'CMS' 'N' 'S' 'E' 'W' 'CY' 'SM' 'O' '1' 'BW' ) ·
,
, .. 5]
' of' byte
'
' =( ' 4, ' 7, ' 7, 8,' 3);
V3: array[l
V5: V5T = ((1,5,6,13,0,0,0,0},(2,5,7,8,3,4,13,0},
(3,5,9,10,2,4,13,0),(4,5,2,3,11,15,13,14),(1,4,12,0,0,0,0,0});
V8: array[l .• 3] of byte =( 1, 4, 5); { cm,c,sm for load from ram}
V9: array[l •. 7] of byte =( 1, 2, 3, 4, 12, 11, 15);
KA: integer= 6;
operators: string[22] = ' I - + * = > < <><=>=';
VAR
{ 2 CPUs }
{ 1
2
3
4
5 6
7}
REG:
array(l .. 7,0 .. 11] of integer; {cm, ns, ew, er, sm, cy, bw}
RAM:
array[O .. 127 ,0 .. 11] of integer;
{ GAPP memory
}
CODE:
string[80];
{ one line of gapp program}
LINE:
integer;
{ line of GIS code on
}
SOURCE:
text;
{ GIS program input
file}
SOURCEFILE:
string[14];
{ GIS program file name
}
MER:
text;
{ initial memory (RAM ) load values}
RamLoadFile: string[14];
{ RAM load file name
}
MA:
char;
{ mem addr indicator for RAM}
COL_LEN:
Byte;
{ occurance of colon
}
OPNUM
array[l .• 7] of byte;
{ last one is address field}
OPA:
array[l .• 999,1 .. 6] of byte; { list of op codes ka}
C:
char;
{ varible character
}
CS:
string [ 20] ;
{ varible char string
}
FST_CHR:
char;
{ first char of code
}
parn_val:
string[B];
{ parameter char string
}
parn_num:
integer;
{ value of parn_val
}
i,j,k,e,x,y,g,h: integer;
{ variables
}
tar:
0 •• 5;
{ target register of opcode}
B_dat:
integer;
{ bit for bit maping of graphics}
NR:
integer;
{
}
parn:
boolean;
{ parenthese indicator
}
iCOL, ERROR, ECODE:
integer; { error flag and code
}
ERR_MES:
string [ 50] ;
{ error messages
}
addr:
0 •• 12 7;
{ RAM address
}
NS,EW,CR:
integer;
{ North/South, East/West, Carry}
NNS,NEW:
integer;
{ not NS, not EW
}
Beg_Mem, Len_Mem: integer;
{ Begging of Memory, length of}
REGMASK:
integer;
{ for PRINT REG select which reg}
rotate:
boolean;
{ east west register shifts}
fspace:
boolean;
{
blank space in code }
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boolean;
Empty_CS:
{ empty CS
}
boolean;
{
quit:
}
boolean;
INC_i:
{
}
array[l .• 255] of string[4];
varable:
array[l .. 255] of byte;
DATV_ptr:
{ pointer to DATV array
}
VAR_I:
integer;
{ index to VARABLE, DATV_ptr}
DATV:
array[l •. 255] of integer; {data values of varibles & k}
FR_DATV:
byte;
lin_ty, lin_if, lin_f, lin_x: integer;
OpTyp:
integer;
{ opcode type
LINA:
stack;
LINTYA:
stack;
integer;
li:
EMPTY_IF:
boolean;
{ empty IF stack
}
boolean;
DOLINE:
array[l .. 16] of str;
ACS:
ACS_i:
integer;
hirs_flg:
boolean;
{ first time though showvid

{#####

Error Message Writter.
Write error to screen given the
error code. Then stop the program.
}
procedure errorp(ERROR: integer);

begin
writeln('');
case ERROR of
1: ERR_MES .2: ERR_MES .3: ERR_MES .4: ERR_MES .5: ERR_MES .6: ERR_MES .7: ERR_MES .8: ERR_MES .9: ERR_MES .10: ERR_MES .11: ERR_MES .12: ERR_MES .20: ERR_MES .21: ~RR_MES .22: ERR_MES .23: ERR_MES .24: ERR_MES .25: ERR_MES .26: ERR_MES .27: ERR_MES .28: ERR_MES .29: ERR_MES .31: ERR_MES .32: ERR_MES .{

CM = RAM(x),

= expected for register';
invalid register' ;
input register not found for register';
# invalide place' ;
bad parenthises' ;
address to small or large'
illegal char in address '
illegal char' ;
semi-colon expected' ;
bad special command' ;
bad special command PRINT MEM,begin,length;'
bad special command PRINT REG,regmask;'
Bad comparison operators';
Bad operands' ;
"THEN" expected';
Bad comparison statments';
"DO" expected';
": =" expected';
bad assignment constant';
"TO" expected';
Unexpected END statement';
To many commands on a line';
Bad CS stack, program problem';
Word to big' ;

RAM(x) =SM}
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else ERR_MES := ' ' .
'
end; {case}
',ERROR,' ',ERR_MES);
writeln('ERROR
end; {proc}
Convert GIS code into uppercase charaters}
Procedure ReadUpCs;

{#####

begin
readln(SOURCE, CODE);
writeln(CODE);
COL_Len := pos(';',CODE);
for j .- 1 to COL_Len-1 do
end;

Shift NS register South}
procedure
SOUTH( REGx: byte);

{#####

begin
for j

.-

end;

{proc}

{#####

CODE[j] .- UpCase(CODE[j]);

0 to 10 do

REG[regx, j]
REG[regx,11]

..-

REG[regx, j+l];

O;

Move Zeros -> Register }
procedure
ZERO( REGx: byte);

begin
for j .- 0 to 11 do
end; {proc}

REG[regx, j]

.-

O·

'

Shift EW register east. }
procedure
EAST;
var MDl, MD2: integer;
begin
if rotate then begin
{ bit 12
MD2 := REG[3,11] mod 2;
for j := 0 to 11 do begin
MDl := REG[3,j] mod 2;
REG[3,j] := REG[3,j] div 2 + MD2 *
MD2 : = MDl;
end;
end
else
{ East
for j := 0 to 11 do
REG[3,j] .- REG[3,j] DIV 2; { West
end; {proc}
{#####

Shift EW register west.
procedure WEST;
var MDl, MD2: integer;
be gin
if rotate then begin
MD2 := REG[3,0] div 2048;
for j := 11 downto Odo begin
{#####

-> 13

144 -> 1 }

2048;

most bits will be lost}
most bits<- 0
}

}

{

bit 13 -> 12 }
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MDl := REG[3,j] div 2048;
REG[3,J] := (REG[3,j] * 2 + MD2) and $fff;
MD2 := MDl;

end;
end
else
for j := 0 to 11 do
REG[3,J] := (REG[3,j]
end; {proc}
{#####

*

{West most bit lost}
2) and $fff; {East most bit<- O}

load Register<- Memory}
procedure ReadR( REGx: byte);

begin
for j .- 0 to 11 do

REG[regx, j] := RAM[addr,j];

{proc}

end;
{#####

Move Register to Register }
procedure Equal( TARGET, SOURCE: byte);

begin
for j .- 0 to 11 do REG[target, j] := REG[source, j];

{proc}

end;
{#####

Print Memory.
Print memory from a BEG location
and print a specified amount LEN. One word is 144 bits
broken up into twelve 12 bit integers.
}
procedure Print_mem;

begin
writeln(' ');
{0123456789012345678901234567 301234567 401234567 501234}
writeln('Addr
O
1
2
3
4
5
6
7
8
9

A

B');

for j := BEG_Mem to BEG_Mem+LEN_Mem do begin
write(j:5);
fork:= 0 to 10 do
write(RAM[j,k]:6);
writeln(RAM[j,11]:6);
end;
end; {proc}
{#####

Print Registers. Print selected registers( CM, NS, EW,
CR, SM, CY, BW). Registers are displayed as in the
format of the Print_Mem. }
procedure Print_Reg;

begin
{0123456789012345678901234567 301234567 401234567 5012345}
4
5
6
7
8
writeln('Reg
O
1
2
3
9

A

B');

y ~= REGMASK;
for j .- 1 to 7 do begin
x .- y and $40;
y .- (y shl 1) and $7f;
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if x = $40 then begin
write( Vl[V9[j]]:3,' ');
fork:= 0 to 10 do
write(REG[j,k]:6);
writeln(REG[j,11]:6);
end;
end;
end; {proc}
{#####

Graph Memory.
Assembler program to map memory on to
the video screen}
procedure GRAPH(ram_ofs: integer); external'graph.com';

{#####

Show Gapp Memory. Draws bit number scales (1 - 144) and
Gapp memory address numbers (0-90). Then calls GRAPH }
procedure ShowVid;
{ IBM }

var
i, j, k, g, h, ii, jj:
jr: real;
ram_offst: integer;
begin
{
computer
start
ibm
b800

{

integer;

rows
320

cols
640

byts/col
80
}

one line - 5

80= 5*16}
{ assign a pointer segment & offset}
if not hirs_flg then begin
HiRes;
HiResColor(Green);
hirs_flg := true;
i : = 10; h : = 9; jj : = 5;
g : = 5;
while (i < 144) do begin
for j := h to h+5 do plot(g,j,1);
{ plot(x,y)
gotoxy(jj,1); write(i);
jj : = jj + 5;
i := i + 10;

}

g := g + 40;

end;
gotoxy(l,1); write(' GAPP');
gotoxy(76,3); write('RAM');
i := 36; g:= 10; h := 582;
jr .- 5;
while (i < 180) do begin
for j := h to h+5 do plot(j,i,1);
jj := trunc(jr);
gotoxy(75,jj); write(g);
jr := jr + 2.6;
i : = i + 20;
end;
if Seg(ram) <> DSeg then
write('d seg not equal. program error');
end;
ra~_offst .- ofs(ram);

g .- g +10;
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graph(ram_offst);
end; {proc}
{ following procedures used for GIS code interpretation }
{#####
Get Parameter.
Get two Parameters for Print_Mem. BEG
and LEN, then determine their numeric value
Procedure Get_Param(er:integer);
begin
j := pos(',',CODE);
if j = 0 then ERROR:= er
else begin
CS:= copy(CODE, j+l, COL_LEN-j-1);
k : = pos ( ' , ' , CS) ;
if k = 0 then ERROR.- er
{ no spaces}
else begin
val ( copy(CS, 1, k-1),Beg_Mem ,ECODE);
if ECODE <> 0
then ERROR.- er;
val ( copy(CS, k+l, 10), Len_Mem ,ECODE);
if (ECODE <> 0) or (Len_Mem = O)
then ERROR.- er;
end;
end;
end; {proc}
{ ACS
{

{#####

is a stack for* GIS control commands such as IF THEN}
This is a 'first in first out stack
}
Push phrase on ACS stack}
Procedure Pushc(cp: str);

begin
ACS[acs_i] := CP;
acs_i := acs_i + 1;
EMPTY_CS .- false;
end;
{#####

PoP phrase off ACS stack}
Procedure Popc(var cp: str);

begin
{ Empty_CS = true if no more in stack, last one has been poped
if pop while empty then a null string is returned}
acs_i := acs_i -1;
if acs_i = 0 then begin
ERROR : = 31;
CP : = '';
end
else begin
CP := ACS[l];
if acs_i = 1 then
EMPTY_CS := true
else for g := 1 to acs_i-1 do ACS[g] .- ACS[G+l];
end;
end;

}
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Search for control variable.
Find variable in VARABLE
array. Then return a pointer to the variable' data
value if no variable found, return a zero
}
Function SEARCH(cp: str): integer;
var cs4: string[4];
begin
CS4 := CP;
Search:= O;
fore:= 1 to var_i-1 do
if CP = VARABLE[e] then begin
Search:= DATV_PTR[e];
e := var_i-1;
end;
end;
{#####

{LINA and LINTYA are stacks for nested control statments}
{LINA are line numbers of nested cotrol statements
}
{lINTYA
are cotrol statement types
}
{#####

Push control statement onto LINA stack}
Procedure Pushlf(lin,lin_ty: integer);

begin
LINTYA[li] := lin_ty;
LINA[li] := lin;
l i := li + 1;
EMPTY_IF := false;
end;
Pop control statment off LINA stack }
{#####
Procedure Poplf(var lin,lin_ty: integer);
begin
l i . - li -1;
if li = 0 then begin
EMPTY_IF := true;
lin := O;
end
else begin
lin := LINA[LI];
lin_ty .- LINTYA[li];
end;
end;
Determine the value of a control statement Operand
whether it be a variable or constant
}
Procedure Operad(opn_i:byte);
begin
j := Search(CS);
if j = O then begin
{ constant or error}
val(CS, K, ECODE);
if ECODE <> 0
then ERROR.- 21;
DATV[FR_DATV] := K;
OPNUM[opn_i] := FR_DATV;
FR_DATV .- FR_DATV + 1;
{#####
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end
else
OPNUM[opn_i] .- j;
end; { proc}
{#####

{ varable}

Get value of Parameters}
Procedure Param2(0PADD: byte);

begin
OPNUM[l] := OPNUM[l] + OPADD;
POPC( CS);
val(CS, K, ECODE);
if ECODE <> 0
then ERROR:= 21;
OPNUM[3] := K;
POPC( CS);
val(CS, K, ECODE);
if ECODE <> 0
then ERROR.- 21;
OPNUM [ 4] : = K;
end; {proc}
{#####

Comparison statement }
Procedure Compare;

{ for IF, WHILE

begin
Pope (CS);
Operad(2);
Pope (CS);
j := pos(CS,OPERATORS);
if j = 0
then ERROR:= 20
else begin
OPNUM[l] .- (j-2) div 2;
Pope( CS);
if
CS= 'RAM' then Param2( 20)
else if CS= 'REG' then Param2( 30)
else begin
OPNUM[l] := OPNUM[l] + 10;
Operad( 3);
end;
end; {else}
end; {proc}
{#####

{ 127,
{
7,

Assignment statement}
Procedure Assign_k;

begin
OPNUM[l] := 40;
{ constanst assignment}
H := Search(CS);
if H = 0 then begin
VARABLE[var_i] := CS;
DATV_PTR[var_i] := FR_DATV;
var_i := var_i + 1;
H : = FR_DATV;
FR_DATV .- FR_DATV + 1;
end;

}

11 }
11 }
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OPNUM[ 2] : = H;
Popc(CS);
if CS<> ':=' then ERROR.- 25
else begin
Popc(CS);
Operad(3);
end;
end; {proc}
Procedure Next_line;
begin
fore:= 1 to KA do
OPA[line, e] := OPNUM[e];
line.- line+ 1;
end; { proc}
BEGIN
{

Read in GIS program name}

SOURCEFILE := 'A:source.gap';
{ Default GIS program name}
Repeat
Assign(SOURCE, SOURCEFILE);
{$I-} reset(SOURCE); {$I+}
i : = IOResult;
if I <> 0 then Begin
writeln('Enter name of gapp program input file');
readln(SOURCEFILE);
END;
until (I = 0);
{zero out memory RAM}
for i : = 0 to 11 do for J -: = 0 to 12 7 do
RAM [ j , i ] : = 0 ;
{ Read in GAPP memory load file name}
{ Default Ram load file name}
RamLoadFile := 'a:ram.gap';
Repeat
Assign(MER,RamLoadFile);
{$I-} reset (MER) ; {$I+}
i : = IOResult;
if I <> 0 then Begin
writeln('Enter name of Memory (RAM) initial load file');
readln(RamLoadFile);
END;
until (I = 0 ) ;
{ Read the Memory file and load RAM}
i := O;
while (i < 128 ) and not(EoF(MER)) do begin
{ EOF does a look ahead}
r ead(MER, MA);
write(ma);
if MA<> ' '
then begin
{ possible set memory
address of data to load}
Read(MER, addr);
write(addr);
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i := addr;
end;
for j := 0 to 10 do begin
read(MER, RAM[i,j]);
write(': ',RAM[i,j]);
end;
readln(MER, RAM[i,11]);
write ( ' : ' , RAM [i, 11] ) ;
i := i + 1;
writeln(' ');
end; {while}

{ initalize }
acs_i : = 1;
EMPTY_IF := true;
ERROR:= O;
FR_DATV : = 1;

{echo to screen memroy data}

EMPTY_cs .- true;
var- i .- 1;
PARN- VAL .- ',.
'
hirs_flg .- false;

li .- 1;
DOLINE .- true;
LINE .- 1;
rotate .- false;

ReadUpCs;
{ Read 1st line of code}
while (CODE<> 'END;') and (ERROR= O) do
begin
.- 1;
fspace := true;
PARN := false;
CS.- '';
tar.- 0;
{ test for blank line}
FST_CHR := CODE[l];
if (COL_LEN = 0) and (CODE[l] <> ' ') and (length(CODE) <> O)
then ERROR:= 9;

K

{ skip if blank line}
if (COL_LEN <> 0) then begin
for i := 1 to ka do OPNUM[i] .- O; { set opcodes to no-op??}
i := 1;
while (i <= COL_LEN) do

begin

c := CODE[i];
{ if not a control statement}
if FST_CHR <> '*' then begin
case c of

' , ' , ' ., '

.

{ CM NS

EW

C

RAM

Addr}

{ Take apart GAPP instructions}
begin
OPNUM[tar] := O;
fore:= 1 to V3[tar] do
if (cs= Vl[V5[tar,e]]) then OPNUM[tar] := e;
if (OPNUM[tar] = O) then ERROR:= 3;
if tar<> 5 then OPNUM[tar] := OPNUM[tar] -1;
{ if RAM= register}
tar:= O;
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cs:= '';
k : = 1;

end;
' ':begin
end;
'A' .• 'Z': begin
cs :=cs+ c;
k := k +1;
end;
'0' .. '9' : begin
k := k+ 1;
if parn
then PARN_VAL := PARN_VAL + C
else if (c = 'O') or (c = '1')
then CS:= CS+ C
else ERROR:= 4;
end;
' . ' . begin
if ( CODE[i+l] <> , - ' ) then error . - 1;
end;
,_,.
- . begin
fore:= 1 to 5 do
if cs = vl[e]
then tar:= e;
then ERROR:= 2;
if tar= 0
cs : = ' ' ;
end;
' (': begin
if PARN then ERROR.- 5;
PARN .- true;
k := k + 1;
end;
')': begin
k := k +1;
if PARN then begin
PARN := false;
ECODE := O;
val ( PARN_VAL, PARN_NUM, ECODE);
i f ECODE = 0
then if (PARN_NUM > 127) or (PARN_NUM < O)
then begin
ERROR:= 6;
write(PARN_NUM,'
');
end
else begin;
PARN_VAL . - '';
OPNUM[6] .- PARN_NUM;
if 'RAM' = copy(CS,1,3)
then cs:= 'RAM';
end
else ERROR.- 7;
end {if Parn}
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else ERROR
end;
'$' : begin

.-

5;
{

Print Mem,

{ special output commands}
Print Reg, Show Mem, Rotate}

if pos('PRINT',CODE) <> 0
{ Print xxx}
then begin
if pos('MEM',CODE) <> 0
then begin
0 PNUM [ 1 ] : = 4 ;
Get_Param(ll);
{ get the two parameters}
end;
{ Beg_Mem,
Len_Mem
}
if pos('REG',CODE) <> 0 then begin
OPNUM[l] := 5;
j := pos(',',CODE);
if j = 0 then ERROR:= 12
else begin
CS:= copy(CODE, j+l, COL_LEN-j-1);
val(CS, REGMASK, ECODE);
if (ECODE <> O) or (not REGMASK in [1 .• 127])
then ERROR:= 12;
end;
end;
end
else
{ graphicly print out memory RAM}
if (pos('SHOW',CODE) <> O) and (pos('MEM',CODE} <> O)
then
OPNUM[ 1] : = 6
else if pos('ROTATE',CODE) <> 0 then
{Rotate}
OPNUM[ 1] : = 7
else
ERROR.- 10;
i .- COL_LEN;
end;
else
end;

ERROR.- 8;
{ case }

{ no statement= error}

end { if
'*'}
else if i <> 1 then
{ if end, if else end,

for end;

case C of
' ; ' , ' ' , ' [' , '] ' , ' , ' : begin
if (CS <> ''} and Fspace then· Pushc(CS);
FSPACE := false;
cs : = ' ' ;
end;
' - ' , '*' , '+' , '>' , '<' , '=' , ': ': begin
if Fspace then Pushc(CS);
Fspace := false;
if CODE[i+l] in['>','='] then begin

while end}
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i := i +1;
CS := C + CODE[i];
end
else CS:= C;
Pushc(CS);

cs

:= '';

end;
else
if c in ['A' .. 'Z' , '0' .. '9'] then begin
CS:= CS+ C;
Fspace := true;
end
else ERROR.- 8;
end; {case c}
if ERROR<> 0 then begin
icol := i;
i := COL_LEN;
end
else i := i + 1;
end; {while }

{ get out of while loop if error}

if (FST CHR = '*') and (ERROR= O)

then begin

quit := false;
Popc(CS);
if CS= 'IF'
then begin
Compare;
if ERROR= 0 then begin
Popc(CS);
if CS<> 'THEN' then ERROR:= 22;
if EMPTY_CS then Pushlf(line, 1)
else ERROR:= 23;
end;
end
{ IF}
else if CS= 'WHILE' then begin
Compare;
if ~RROR = 0 then begin
Popc(CS);
if CS<> 'DO' then ERROR:= 24;
if EMPTY_CS then Pushlf(line, 3)
else ERROR:= 23;
end;
end
{ if}
else if CS= 'FOR' then begin
Popc(CS);
Assign_k;
Next_Line;
Popc(CS);
if CS<> 'TO' then ERROR.- 27;
if ERROR= 0 then begin

{ I F }

{WHILE

{

F OR

}

}
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OPNUM[l] := 18;
{ < }
OPNUM[2] := h;
Pope (CS);
Operad(3);
Push I f (l in e , 4 ) ;
Popc(CS);
if CS<> 'DO'
then ERROR.- 24;
if not EMPTY_CS then ERROR.- 23;
end;
end { else if}
else if CS= 'ELSE' then begin
Poplf( lin_x, OpTyp);
if EMPTY_IF then ERROR:= 28
else if Optyp <> 1 then ERROR.- 30
else begin
PushI f (line, 1);
OPNUM[l] := 50;
{goto}
OPA[lin_x, 6] :=line+ 1;
end;
end
else if CS= 'INC' then
OPNUM[ 1] : = 52
else if CS= 'DEC' then
0 PNUM [ 1 ] : = 53
else if CS= 'END' then begin
{ and else is an implied end}
if EMPTY_CS then begin
Poplf(lin_x, OpTyp);
if EMPTY_IF then ERROR.- 28
else
case OpTyp of
1: begin
{ if}
DOLINE . - false;
OPA[lin_x, 6] .- line;
end;
{while}
3: begin
OPA[lin_x, 6] :=line+ 1;
OPNUM(l] .- 50;
{ goto}
OPNUM[6] .- lin_x;
end;
4: begin
{for}
OPNUM[ 1] . - 41;
{ assign}
OPNUM[2] .- OPA[lin_x, 2];
OPNUM[3] .- OPNUM[2];
DATV[FR_DATV] := 1;
OPNUM[4] := FR_DATV;
FR_DATV .- FR_DATV + 1;
Next_line;
OPNUM[l] := 50;
{goto}
OPNUM[6] := lin_x;
OPA[lin_x, 6] :=line+ 1;

{ ELS E }

{ I NC

}

{

}

E N

D
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end; { 4}
end; {case}
end { if}
else ERROR:= 29;
end {else if}
else begin
Assign_k;
{ assignment statement}
if (ERROR= 0 ) and not EMPTY_CS then begin
writeln(' empty_cs',empty_cs);
Pope (CS);
C := CS;
case C of
'+': OPNUM[l] .- 41;
{addition}
{ sub
}
' - ' : OPNUM[l] .- 42;
{ mult
}
'*': OPNUM[l] .- 43;
'I': OPNUM[l] .- 44;
{ div
}
else ERROR:= 20;
end;
Pope (CS);
Operad(4);
end; { if}
end; {else}
end;
if ERROR= 0 then begin
if DOLINE then
Next_Line;
DOLINE : = true;
end;
end; { if for blank line}
ReadUpCs;
{
END OF FILE check needed}
end;
{ while}
if ERROR<> 0 then
else begin

{ read in next line code}

Errorp(ERROR)

LINE : = LINE -1;
for i := 1 to LINE do begin
writeln(' ');
write (i , ' : ' ) ;
for j := 1 to ka do
write(OPA[i,j],'
');
end; { i}
i := 1;
while i <= LINE do begin
fore:= 1 to KA do
OPNUM[e] .- OPA[i, e];
ADDR := OPNUM[6];
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case 0PNUM[l] of
4: Pri~t_Mem;
5: Print_Reg;
6: ShowVidi;
7: rotate:= true;

14:
15:
16:
17:
18:

19:
24:
25:
26:
27:
28:
29:
34:
35:
36:
37:
38:
39:

40:
41:
42:
43:
44:
50:
52:
53:

if
if
if
if
if
if
if

DATV[0PNUM[2]]
DATV[0PNUM[2]]
DATV[0PNUM[2]]
DATV[0PNUM[2]]
DATV[0PNUM(2]]
DATV[0PNUM[2]]
DATV[0PNUM(2]]

{ Determine type of operation}

<>
<=
>=
=
>
<
<>

DATV[0PNUM[3]]
then
INC_i .- false;
DATVf0PNUMf3]]
then
INC_i .- false;
DATV[0PNUM[3]]
then
INC_i .- false;
DATV[0PNUM[3]]
then
INC_i .- false;
DATV[0PNUM(3]]
then
INC_i .- false;
DATV[0PNUM[3]]
then
INC i .- false;
RAM[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false;
if DATV[0PNUM[2]] <= RAM[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false;
if DATV[0PNUM[2]] >= RAM[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false;
if DATV[0PNUM[2]] = RAM[ 0PNUM[3], 0PNUM[4]]
then
INC_i .- false;
if DATV[0PNUM[2]] > RAM[ 0PNUM[3], 0PNUM[4]]
then
INC_i .- false;
if DATV[0PNUM[2]] < RAM[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false;
if DATV[0PNUM[2]] <> REG[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false;
if DATV[0PNUM[2]] <= REG[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false;
if DATV[0PNUM[2]] >= REG[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false;
if DATV[0PNUM[2]] = REG[ 0PNUM[3], 0PNUM[4]]
then
INC_i .- false;
if DATV[0PNUM[2]] > REG[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false;
if DATV[0PNUM[2]] < REG[ 0PNUM[3], 0PNUM[ 4]]
then
INC_i .- false; ·
DATV[0PNUM[2]] := DATV[0PNUM[3]];
DATV[0PNUM[2]] := DATV[0PNUM[3]] + DATV[0PNUM[4]];
DATV[0PNUM[2]] := DATV[0PNUM[3]] - DATV[0PNUM[4]];
DATV[0PNUM[2]] := DATV[0PNUM[3]] * DATV[0PNUM[4]];
DATV[0PNUM[2]] := DATV[0PNUM[3]] div DATV[0PNUM[4]];
{ goto}
INC_i .- false;
{ inc mem}
0PA[i-1, 6] := 0PA[i-1,6] + 1;
{ dee mem}
0PA[i-1, 6] := 0PA[i-1,6] - 1;

else begin
{CM=}
case 0PNUM[l] of
{RAM} 1: ReadR(l);
{CMS} 2: South(l);
{O } 3: Zero(l);
end;
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case OPNUM[2] of
{RAM} 1: ReadR(2);
{N } 2: begin
for j := 11 downto 2 do REG[2, j] := REG[2, j-1];
REG [ 2 , 1 ] : = 0 ;
end;
{S } 3: South(2);
{EW } 4: Equal ( 2 , 3) ;
{C } 5 : Equal ( 2 , 4) ;
{O } 6: Zero(2);
end; { case }
case OPNUM[3] of
{ EW = }
{RAM} 1: ReadR(3);
{E } 2: East;
{W } 3: West;
{NS } 4: Equal ( 3, 2) ;
{C } 5 : Equal ( 3, 4 ) ;
{O
} 6:
Zero(3);
end;
case OPNUM[4] of
{ C= }
{RAM} 1: ReadR ( 4);
{NS} 2: Equal ( 4 , 2) ;
{EW} 3: Equal ( 4 , 3) ;
{CY} 4 : Equal ( 4, 6) ;
{BW} 5: Equal ( 4, 7);
{O } 6: Zero( 4);
for j .- 0 to 11 do REG[4, j] .- 4095;
{1
} 7:
end;
{RAM= reg}
k := OPNUM[5];
{ not a read}
if k <> 0 then
RAM[addr, j] := REG[ v8[k], j];
for j := 0 to 11 do
{NS=}

for j := 0 to 11 do begin

{ do value for SM, CY, BW}
NS : = REG [ 2 , j ] ;
EW .- REG[3, j];
CR : = REG [ 4 , j ] ;
NNS := NS xor $fff;
{not ns}
&EW := EW xor $fff;
{not ew}
REG[5,j]
:=(NNS
and
(CR
xor EW)) or (NS and (CR xor NEW));
{SM}
REG[6,j]
:=
(NS
and
EW)
or
(CR and (EW or NS));
{CY}
REG[7,j]
:=
(NNS
and
(EW
or
CR)) or (EW and CR);
{BW}
end;
end; { else of case}
end; { case }
if INC_ i then i .- i + 1
else i .- ADDR;
INC_i .- true;
end; { while i}
end; { else for error}
end.
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assembler code for display of GAPP memory for display on
screen
code
segment
assume cs:code
graph proc
near
mov
cs:ssbp,bp
mov
bp,sp
mov
bx, [bp+2]
mov
cs:ses,es
mov
cs:sssi,si
mov
cs:ssdi,di
mov
ax,0B828h
mov
es,ax
sub
di ,di
mov
si,90
17:
mov
cx,12
19:
mov
ax, [bx]
jmp
kk
kf:

ses
ssdi
sssi
ssbp
kk:

yyl:
yy2:
yy3:

add
loop
add
dee
jnz

bx,2
19
di,8
si
17

mov
mov
mov
mov
mov
ret

sp,bp
es,cs:ses
bp,cs:ssbp
si,cs:sssi
di,cs:ssdi

dw
dw
dw
dw
~ub
rcr
jnc
add
rcr
jnc
add
rcr
jnc
add
rcr
jnc
add

?
?
?

2

?

dx,dx
ah,1
yyl
dx,OfOOh
ah,1
yy2
dx,OfOOOh
ah,1
yy3
dx,Ofh
ah,1
yy4
dx, OfOh

get parameter value

screen
screen
es:di

screen

get RAM value
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yy4:

ytl:
yt2:
yt3:
yt4:

mov
add

es: [di] , dx
di,2

sub
rel
jnc
add
rel
jnc
add
rel
jnc
add
rel
jnc
add
mov
add

dx,dx
al,1
ytl
dx, OfOh
al,1
yt2
dx,Ofh
al,1
yt3
dx,OfOOOh
al,1
yt4
dx,OfOOh
es:[di],dx
di,2

dx,dx
sub
al,1
rel
yhl
jnc
dx,OfOh
add
al,1
yhl: rel
yh2
jnc
dx,Ofh
add
al,1
yh2: rel
yh3
jnc
dx,OfOOOh
add
al,1
yh3: rel
yh4
jnc
dx,OfOOh
add
es: [di] ,dx
yh4: mov
di,2
add
kf
jmp
graph endp
code ends
end
asm, link
graph.exe
exe2bin
del graph.exe

graph.com
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